(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 15 November 2001 (15.11.2001)

PCT

(10) International Publication Number WO 01/086389 A3

(51) International Patent Classification7:

G06F 1/00

- (21) International Application Number: PCT/US01/13374
- (22) International Filing Date: 26 April 2001 (26.04.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/568,771

10 May 2000 (10.05.2000) US

- (71) Applicant: GENERAL DYNAMICS DECISION SYS-TEMS, INC. [US/US]; 8220 East Roosevelt Street, Scottsdale, AZ 85257 (US).
- (72) Inventors: PERONA, Richard, Allen; 1502 W. Islandia Drive, Gilbert, AZ 85233 (US). WILLIAMS, Clifford, Andrew; 22807 N. 30th Avenue, Phoenix, AZ 85027 (US).
- (74) Agent: SCHLITTER, Stanley, A.; Jenner & Block, LLC, One IBM Plaza, Chicago, IL 60611 (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published:

with international search report

(88) Date of publication of the international search report: 2 October 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SOFTWARE-DEFINED COMMUNICATIONS SYSTEM EXECUTION CONTROL



(57) Abstract: Software execution control in which a series of two-way rule checks is performed between software-defined communications system component records to ensure and maintain system security and integrity. A system platform (20) performs a series of two-way rule checks between records of a system platform (20) and an application (22) called by the platform (20), between records of the called application (22) and a module (24) that defines the called application (22), and between the records of the module (24) that defines the called application (22) and the platform (20). Both the called application (22) and the module (24) that defines the called application (22) are then instantiated if the two-way rule checks are successful. Because the rule checks are performed in a two-way manner, restrictions such as licensing and source restrictions may be placed not only on system modules (24-30), but also on the applications (22) using the modules (24-30), thereby enabling higher levels of system security to be achieved. In addition, the present invention minimizes processing overhead by providing for load-time rule checking rather than run-time checking associated with conventional enforcement systems.

BEST AVAILABLE COPY

WO 01/086389 V

INTERNATIONAL SEARCH REPORT

Interni | Application No PCT/US 01/13374

A CLASS	NEIGHTION OF OUR ISSESSMENT		
ÎPC 7	SIFICATION OF SUBJECT MATTER G06F1/00		
	to International Patent Classification (IPC) or to both national (ISSEARCHED)	classification and IPC	
Minimum d	ocumentation searched (classification system followed by cla	ssification symbols)	
IPC 7	G06F	,,	
	<u> </u>		
Documenta	ation searched other than minimum documentation to the exter	nt that such documents are included in	the fields searched
	data base consulted during the international search (name of	data base and, where practical, search	n terms used)
FPO-In	ternal		
<u> </u>		· · · · · · · · · · · · · · · · · · ·	
C. DOCUM Category °	ENTS CONSIDERED TO BE RELEVANT		
Calegory	Citation of document, with indication, where appropriate, of	the relevant passages	Relevant to claim No.
Α	WO 99 66387 A (L. GRÉGOIRE)		1 20
	23 December 1999 (1999-12-23)		1-20
	the whole document		
Α	WO 97 07448 A (C. SIRBU)		1-20
	27 February 1997 (1997-02-27)		1 20
	page 4, line 1 -page 7, line page 12, line 18 -page 14, li	31 no 27	
	abstract; figures	116 27	
			
1			İ
1			•
Furth	er documents are listed in the continuation of box C.	X Patent family members	s are listed in annex.
Special cat	egories of cited documents :	4T1 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	
A* documer	nt defining the general state of the art which is not ered to be of particular relevance	"T" later document published all or priority date and not in c cited to understand the prior	ter the international filing date onflict with the application but niciple or theory underlying the
"E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document cannot be cannot		"X* document of particular relev	ance: the claimed investiga
		Cannot be considered nove	to the document is taken alone
		"Y" document of particular releving cannot be considered to inv	ance; the claimed invention
other m	eans	ments, such combined with	one or more other such docu- eing obvious to a person skilled
P* documer later the	nt published prior to the international filing date but an the priority date claimed	in the art. *8* document member of the sa	
ate of the a	ctual completion of the international search	Date of mailing of the intern	
14	October 2002	23/10/2002	
ame and ma	ailing address of the ISA	Authorized officer	
•	European Patent Office, P.B. 5618 Patentlaan 2 NL - 2280 HV Rijswijk		
•	Tel. (+31-70) 340-2040. Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Soler, J	
n PCT/ISA/21	0 (second sheel) (July 1992)		

INTERNATIONAL SEARCH REPORT

Intern it Application No PCT/US 01/13374

Patent document cited in search repor	t	Publication date		Patent family member(s)		Publication date
WO 9966387	Α	23-12-1999	WO	9966387	A1	23-12-1999
			EΡ	1086411	A1	28-03-2001
			JP	2002518727	T	25-06-2002
WO 9707448	A	27-02-1997	FR	2738070	A1	28-02-1997
			FR	2740885	A1	09-05-1997
			ΑT	217103	T	15-05-2002
			ΑU	720839	B2	15-06-2000
			AU	6824096	Α	12-03-1997
			BG	102336	Α	30-12-1998
			BR .	9610236	Α	15-06-1999
			CN	1194043	Α .	23-09-1998
			CZ	9800408	A3	16-12-1998
			DE	69621042	D1	06-06-2002
			DK	870222	T3	26-08-2002
			ΕP	0870222	A2	14-10-1998
			WO	9707448	A2	27-02-1997
			HU	9900499	A2	28-06-1999
			JΡ	11511278	T	28-09-1999
			NO	980728	Α	20-04-1998
			NZ	503211	Α	21-12-2001
			PL	325164	A1	06-07-1998
			5K	22098	A3	07-10-1998
			TR	9800267	T2	21-07-1998
		*	US	6070796	Α	06-06-2000
			ZA	9607077	Α	21-05-1997

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4:

(11) International Publication Number:

WO 89/12274

G06F 15/16, 11/00

A1

(43) International Publication Date:

14 December 1989 (14.12.89)

(21) International Application Number:

PCT/EP88/00502

(22) International Filing Date:

6 June 1988 (06.06.88)

(71) Applicant (for all designated States except US): ROBERT BOSCH GMBH [DE/DE]; P.O. Box 50, D-7000 Stutt-

gart 1 (DE).

(72) Inventors; and
(75) Inventors/Applicants (for US only): DROBNY, Wolfgang
[DE/DE]; Flurweg 5, D-7122 Besigheim (DE).
NITSCHKE, Werner [DE/DE]; Rosseger Weg 14, D-7257 Ditzingen 1 (DE). TAUFER, Peter [DE/DE];
Talstr. 45, D-7253 Renningen 2 (DE). WELLER, Hugo
[DE/DE]; Moerikestr. 5, D-7141 Oberriexingen (DE).


(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.

Published With international search report.

(54) Title: METHOD FOR MONITORING THE CORRECT COMBINATION OF PROCESSORS OR PROGRAMS IN A COMPUTER SYSTEM

(57) Abstract

A computer system incorporating two or more processors, each operating with a respective program, is arranged to monitor the processors and/or programs by assigning to each processor and/or program a unique identifying code. Each processor stores its own identifying code and the or each identifying code of associated processors. During initialisation the processors exchange identifying codes with each other, compare these and prevent operation of the system when the correct combination of processors and/or programs is not established.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

ΑT	Austra	FI	Finland	ML	Mali
ΑU	Australia	FR	France	::=	Mauritania
BB	Barbados	GA	Gabon	MW	Malawi
BE	Belgium	GB	United Kingdom	NL.	Netherlands
BF	Burkina Fasso	HU	Hungary	NO	Norway
BG	Bulgaria	· rr	Italy	RO	Romania
BJ	Benin	J P	Japan	SO	Sudan
BR	Brazil	KP	Democratic People's Republic	SE	Sweden
CF	Central African Republic		of Korea	SN	Senegal
CG	Congo	KR	Republic of Korea	SU	Soviet Union
CH	Switzerland	ı,	Liechtenstein	TD	Chad
CM	Cameroon	LK	Sri Lanka	TG	Togo
DE	Germany, Federal Republic of	w	Luxembourg	us	United States of America
DK	Denmark	MC	Monaco		- America
EZ	Spain	MG	Madagascar		

SDOCID: <WO_____8912274A1_l_>

Method For Monitoring The Correct Combination Of Processors Or Programs In A Computer System

The present invention relates to a system for ensuring that a correct system is being constructed during assembly of a computer system especially a safety system, incorporating two or more processors.

In many modern computer systems, particularly those using microprocessors, it is known to interconnect the microprocessors in order to achieve a desired overall function. In some applications, particularly where safety is involved, it is important to know that the correct parts have been used when building up the computer system as many of the parts are distinguishable only by careful inspection of code numbers on the parts or labels attached thereto.

The present invention proposes to overcome the difficulty of identification by an operator by inserting a so-called "code" in one processor and/or program associated with said one processor and a check "code" in another processor, and indicating when the "codes" do not correspond to alert an operator to incorrect assemble or faulty parts.

By the term "code" is meant any indication which is machine readable and is uniquely indicative of a processor or program.

In order that the present invention be more readily understood, an embodiment thereof will now be

described by way of example with reference to the accompanying drawing which shows a flow chart of the operation of a system according to the present invention.

If one considers the design of an electronic control device which utilizes two or more processors (CPU's) it is not uncommon for each processor to have associated therewith a program which is often stored in a ROM or PROM which may be on board or external. In order to ensure that the correct processors and programs are used in combination, each processor and/or program is assigned a unique identifying "code" and is also given the unique "code" of each associated processor and/or program which is to be connected to it. The processors then carry out a check on the identifying "code" and only if they correspond is the system acceptable.

This operation will be explained in more detail with reference to the drawing which assumes that there are only two processors involved. If one looks at the left side of the drawing processor 1 after program start at step 1, addresses the processor 2 at step 2 and processor 2 in turn transmits to processor 1 the identifying "code" of processor 2. Processor 1 also retrieves from its own memory at step 3 the stored identifying "code" of processor 2. When the transmitted "code" from processor 2 is received by processor 1 at step 4 the stored and transmitted "codes" are compared at step 5 and if they correspond the system is allowed to continue as indicated by a Y output. the "codes" do not correspond an N output is generated at step 5 and an error is indicated at step 6 and if necessary to system is disabled.

As part of the addressing operation in step 2, the processor preferably retrieves its own identifying "code" at step 2a and transmits this at step 2b as the address to processor 2.


The right hand side of the drawing is identical to the left hand side and shows that processor 2 goes through the same steps as processor 1 and the steps, in relation to processor 2 are identified by similar reference numerals but increased by ten.

Although the identifying "code" is associated with a respective processor, it may indicate not only the processor but also the program or version of the program which that processor is using. This is particularly useful where updates in programs are taking place as it ensures that only correct function combinations of processors and/or programs are accepted. In this case, it is useful if the identification "name" is stored in EPROM in the processors involved as this permits easy modification. If no modifications are envisaged, the "name" may be stored in ROM.

The above operation is carried out during initialisation and the addressing and checking operation may take place only once or a predetermined number of times before the system is inhibited.

CLAIMS:

- 1. A method for monitoring a plurality of processors or programs in combination in a computer system comprising the steps of coupling at least two processors together to enable transfer of data and addresses therebetween, storing in each processor respective code identifying the processor and/or program used by the processor, storing in each processor a further code identifying the or each processor or program coupled thereto, causing each processor to address the or each processor coupled thereto, each addressed processor being arranged to transmit its respective identifying code to the addressing processor which compared each transmitted identifying code with its stored further codes and indicating when the transmitted codes do not correspond with the stored further codes.
- 2. A method according to claim 1, wherein the addressing step is carried out by sending each processor its own identifying code.
- 3. A method according to claim 1 or 2, wherein the indication that the transmitted codes do not correspond is that operation of the computer system is inhibited.



3

INTERNATIONAL SEARCH REPORT

International Application No PCT/EP 88/00502

1. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 6					
According to International Patent Classification (IPC) or to both National Classification and IPC					
IPC ⁴ : G 06 F 15/16; G 06 F 11/00					
II. FIELD	S SEARCHED				
		ntation Searched 7			
Classificati	on System I	Classification Symbols			
IPC ⁴	G 06 F 15/16; G 06	F 11/00			
	Documentation Searched other to the Extent that such Documents	than Minimum Documentation s are included in the Fields Searched ⁸			
i ————	JMENTS CONSIDERED TO BE RELEVANT	and the relevant parents 12	Relevant to Claim No. 12		
Category *	Citation of Document, 11 with Indication, where app	ropriate, of the relevant passages	!		
Y	Research Disclosure, no 1986, (New York, US "An efficient fault membership protocol disclosure no. 2725 see page 745, colum), -tolerant ", page 745, 7,	1,2		
Y	Patent Abstracts of Jap. 299 (P-408)(2022), & JP, A, 60135777 (19 July 1985) siehe das ganze Dok	27 November 1985, FANUC K.K.)	1,2		
Y	Automation and Remote Control, volume 34, no. 4,I, April 1973, Consultants Bureau, a division of Plenum Publ., Corp., (New York, US), G.G. Stetsyura: "Large-scale systems and operations management decentralized coalitional control in data processing systems", pages 573-580 see page 577, lines 1-17; figure 1		1,2		
"T" later document published after the international filing date or priority date and not in conflict with the application but considered to be of particular relevance. "E" earlier document but published on or after the international filing date. "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified). "O" document referring to an oral disclosure, use, exhibition or other means. "P" document published prior to the international filing date but later than the priority date claimed. "IV. CERTIFICATION.					
Date of the Actual Completion of the International Search Date of Mailing of this International Search Report 2. 12. 89			Transference		
31st January 1989					
Internation	EUROPEAN PATENT OFFICE	Signature of Authorized Officer	WIN DED BUTTON		
THE VICE VAN DER PUTTEN					

Form PCT/ISA/210 (second sheet) (January 1985)

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потнер.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.